Low Power Modulo 2n+1 Adder Based on Carry Save Diminished-One Number System
Somayeh Timarchi, Omid Kavehei and Keivan Navi
DOI : 10.3844/ajassp.2008.312.319
American Journal of Applied Sciences
Volume 5, Issue 4
Modulo 2n +1 adders find great applicability in several applications including RNS implementations. This paper presents a new number system called Carry Save Diminished-one for modulo 2n+1 addition and a novel addition algorithm for its operands. In this paper, we also present a novel architectures for designing modulo 2n+1 adders, based on parallel-prefix carry computation units. CMOS implementations reveal the superiority of the resulting adders against previously reported solutions in terms of implementation area and delay.
© 2008 Somayeh Timarchi, Omid Kavehei and Keivan Navi. This is an open access article distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author and source are credited.