Research Article Open Access

Spartan-3AN Field Programmable Gate Arrays Truncated Multipliers Delay Study

Mohammed H. Al Mijalli

Abstract

Problem statement: The image processing applications, such as MPEG video compression used in CT scan frames requires real time conditions and the algorithms should be verified and optimized before implementation which cannot be done with Application Specific Integrated Circuits (ASICs) because they are not reconfigurable and cost is very high. Approach: The FPGA is a viable technology that could be implemented and reconfigured at the same time, since FPGA have the benefit of hardware speed and the flexibility of software. Results: The results obtained from Sparatn-3An FPGA show that the mean delay time for four multipliers, clearly indicates as the size of multiplier increases the mean delay time also increases. Conclusion: The FPGA based truncated multipliers could also be used in medical imaging technology.

American Journal of Applied Sciences
Volume 8 No. 6, 2011, 554-557

DOI: https://doi.org/10.3844/ajassp.2011.554.557

Submitted On: 18 May 2011 Published On: 13 June 2011

How to Cite: Al Mijalli, M. H. (2011). Spartan-3AN Field Programmable Gate Arrays Truncated Multipliers Delay Study. American Journal of Applied Sciences, 8(6), 554-557. https://doi.org/10.3844/ajassp.2011.554.557

  • 1,715 Views
  • 2,294 Downloads
  • 1 Citations

Download

Keywords

  • Field Programmable Gate Array (FPGA)
  • spartan-3AN
  • Digital Signal Processing (DSP)
  • Application Specific Integrated Circuits (ASICs)
  • xilinx family