Research Article Open Access

Design of Field Programmable Gate Array Based Emulators for Motor Control Applications

Ahmed Ben Achballah1, Slim Ben Othman1 and Slim Ben Saoud1
  • 1 Department of Electrical Engineering, National Institute of Applied Sciences and Technology, Polytechnic School of Tunisia, Advanced Systems Laboratory, B.P. 676, 1080 Tunis Cedex, Tunisia


Problem statement: Field Programmable Gate Array (FPGA) circuits play a significant role in major recent embedded process control designs. However, exploiting these platforms requires deep hardware conception skills and remains an important time consuming stage in a design flow. High Level Synthesis technique avoids this bottleneck and increases design productivity as witnessed by industry specialists. Approach: This study proposes to apply this technique for the conception and implementation of a Real Time Direct Current Machine (RTDCM) emulator for an embedded control application. Results: Several FPGA-based configuration scenarios are studied. A series of tests including design and timing-precision analysis were conducted to discuss and validate the obtained hardware architectures. Conclusion/Recommendations: The proposed methodology has accelerated the design time besides it has provided an extra time to refine the hardware core of the DCM emulator. The high level synthesis technique can be applied to the control field especially to test with low cost and short delays newest algorithms and motor models.

American Journal of Applied Sciences
Volume 9 No. 8, 2012, 1166-1181


Submitted On: 19 May 2011 Published On: 12 June 2012

How to Cite: Achballah, A. B., Othman, S. B. & Saoud, S. B. (2012). Design of Field Programmable Gate Array Based Emulators for Motor Control Applications. American Journal of Applied Sciences, 9(8), 1166-1181.

  • 0 Citations



  • Embedded control system
  • FPGA-based simulation
  • high level synthesis
  • real time emulator
  • DCM emulator
  • newest algorithms
  • direct current machine
  • Field Programmable Gate Array (FPGA)