Research Article Open Access

Design of an Error Tolerant Adder

A. N. Jayanthi1 and C. S. Ravichandran2
  • 1 Department of Electronics and Communication Engineering, Sri Ramakrishna Institute of Technology, Coimbatore, India
  • 2 Department of Electrical and Electronics Engineering, SSK College of Engineering and Technology Coimbatore, India

Abstract

Problem statement: In modern VLSI technology, the occurrence of all kinds of errors has become inevitable. By adopting an emerging concept in VLSI design and test, Error Tolerance (ET), a novel Error-Tolerant Adder (ETA) is proposed. The ETA is able to ease the strict restriction on accuracy and at the same time achieve tremendous improvements in both the power consumption and speed performance. When compared to its conventional counterparts, the proposed ETA is able to attain improvement in the Power-Delay Product (PDP). Conclusion/Recommendations: One important potential application of the proposed ETA is in digital signal processing systems that can tolerate certain amount of errors. Delay and power are compared for various adders like RCA and CLA. It is found that ETA has high speed and less power compared to its counterparts.

American Journal of Applied Sciences
Volume 9 No. 6, 2012, 818-824

DOI: https://doi.org/10.3844/ajassp.2012.818.824

Submitted On: 31 December 2011 Published On: 13 March 2012

How to Cite: Jayanthi, A. N. & Ravichandran, C. S. (2012). Design of an Error Tolerant Adder . American Journal of Applied Sciences, 9(6), 818-824. https://doi.org/10.3844/ajassp.2012.818.824

  • 2,448 Views
  • 6,025 Downloads
  • 1 Citations

Download

Keywords

  • Error-Tolerant Adder (ETA)
  • Error Tolerance (ET)
  • Power-Delay Product (PDP)
  • Minimum Acceptable Accuracy (MAA)
  • Least Significant Bit (LSB)