Research Article Open Access

Communication Architecture Synthesis for Multi-bus SoC

Abdelkrim Zitouni, Sami Badrouchi and Rached Tourki

Abstract

In the systems on chip (SoC) design, the synthesis of communication architecture constitutes the bottleneck which can affect the performances of the system. Various schemes and protocols can be necessary, just as various topologies of interconnection. To reduce the complexity of the communications refinement, we present in this study a model and a synthesis approach for multi-bus communication architecture containing centralized bridge. The automation of the arbiter synthesis step profited from a detailed attention. This stage generates a hierarchical arbiter integrating various priority arbitration modules. The proposed approach was integrated in a toolbox based environment.

Journal of Computer Science
Volume 2 No. 1, 2006, 63-71

DOI: https://doi.org/10.3844/jcssp.2006.63.71

Submitted On: 28 July 2005 Published On: 31 January 2006

How to Cite: Zitouni, A., Badrouchi, S. & Tourki, R. (2006). Communication Architecture Synthesis for Multi-bus SoC. Journal of Computer Science, 2(1), 63-71. https://doi.org/10.3844/jcssp.2006.63.71

  • 2,753 Views
  • 2,096 Downloads
  • 11 Citations

Download

Keywords

  • SoC
  • adaptation bridge
  • communication synthesis
  • arbiter synthesis