Research Article Open Access

Gate Replacement Technique for Reducing Leakage Current in Wallace Tree Multiplier

Naveen Raman1 and Thanushkodi2
  • 1 , India
  • 2 Akshaya College of Engineering and Technology, India

Abstract

Leakage power has become more significant in the power dissipation of today’s CMOS circuits. This affects the portable battery operated devices directly. The multipliers are the main key for designing an energy efficient processor, where the multiplier design decides the digital signal processors efficiency. In this study gate replacement technique is used to reduce the leakage power in 4×4 Wallace tree multiplier architecture which has been designed by using one bit full adders. This technique replaces the gate which is at worst leakage state by a library gate .In this technique the actual output logic state is maintained in active mode. The main objective of our study is to calculate leakage power in 4×4 Wallace tree multiplier by applied gate replacement technique and it is compared with 4×4 Wallace tree full adder multiplier. The proposed method reduces 43% of leakage power in 4×4 Wallace tree multiplier.

Journal of Computer Science
Volume 9 No. 2, 2013, 155-158

DOI: https://doi.org/10.3844/jcssp.2013.155.158

Submitted On: 6 October 2012 Published On: 30 March 2013

How to Cite: Raman, N. & Thanushkodi, (2013). Gate Replacement Technique for Reducing Leakage Current in Wallace Tree Multiplier. Journal of Computer Science, 9(2), 155-158. https://doi.org/10.3844/jcssp.2013.155.158

  • 2,611 Views
  • 2,605 Downloads
  • 0 Citations

Download

Keywords

  • Leakage Current
  • Wallace Multiplier
  • Gate Oxide
  • Full Adder
  • Subthreshold Leakage