

Neural-Based Models of Semiconductor Devices for SPICE Simulator

Hanene Ben Hammouda, Mongia Mhiri, Zièd Gafsi and Kamel Besbes
Microelectronic and Instrumentation Laboratory (μ EI), Monastir University, Tunisia

Abstract: The paper addresses a simple and fast new approach to implement Artificial Neural Networks (ANN) models for the MOS transistor into SPICE. The proposed approach involves two steps, the modeling phase of the device by NN providing its input/output patterns, and the SPICE implementation process of the resulting model. Using the Taylor series expansion, a neural based small-signal model is derived. The reliability of our approach is validated through simulations of some circuits in DC and small-signal analyses.

Keywords: Artificial Neural Networks, new semiconductor devices, SPICE, Modeling, Taylor series expansion.

INTRODUCTION

Although the MOS (Metal Oxide Semi-conductor) transistor^[1-2] is not a recent semi-conductor device, it remains of a potential interest for large-scale Integrated Circuits (IC) due to its electrical properties. Owing to the rapid changes in semi-conductor technology, development of models to characterize the new transistor behaviors has become a continuous activity and an essential component of the design cycle. Therefore, it is very important for efficient Computer Aided Design (CAD) tools to have good modeling approaches able to predict the device DC and small-signal nonlinear behaviors. These models must be accurate, reliable, easily extracted and have limited computational requirements.

Several SPICE models for the MOS transistor have been reported^[1-3]. However, most of them use more than one equation to capture the non-linear MOS behavior under the different operating regions. Since SPICE was written originally for silicon devices only, differences with other material devices, GaAs among others, need to be handled. Hermann et al.^[4] showed how it is complex to adapt SPICE models. Existing approaches for transistor modeling are based on lumped equivalent circuits. The equivalent circuit approach involves determination of an equivalent circuit topology and formulation of the circuit elements. Such an approach not only requires experience but also a difficult trial and process.

Recently, ANN have been recognized as a powerful tool for modeling and optimization problems^[5-8]. The universal approximation property of ANN^[9-10] provides them the ability to learn any arbitrarily

nonlinear input-output relationships^[11-14] from corresponding measured or simulated data.

Moreover, researches started investigating NN approaches to model transistor DC^[15-19], small signal^[20-21], and large-signal^[22-27] behaviors. Xiuping et al.^[28] have proposed an improved microwave active device modeling technique based on the combination of the equivalent circuit and ANN approaches. NN transistor models can be developed even if the device theory/equations are unavailable. Works dealing with the implementation of NN models into SPICE are rare. We mention the reference^[29-30] describing the implementation of NN in SPICE as electrical circuits.

We present a NN model for the MOS transistor given by a single mapping function. As the drain current depends of the drain-to-source, V_d and gate-to-source, V_g , bias voltages, it was implemented into SPICE as a voltage-controlled current source. Using the Taylor series expansion, a small signal MOS model is derived.

MATERIALS AND METHODS

Problem statement: DC model: Commonly used NNs structures for black box modelling are Multi-Layer Perceptron (MLP). A MLP with one hidden sigmoid layer is able to model almost any physical function accurately provided that a sufficient number of hidden neurons are available^[31-32].

In our study, in the simplest situation, we may consider the MOS transistor as a three-terminal device. The drain current I_d is the predominant nonlinear element in the transistor, which depends, on DC

Corresponding Author: Hanene Ben Hammouda, Microelectronic and instrumentation Laboratory (μ Ei), Physics Departement, Science Faculty of Monastir, Rue de l'environnement, Monastir 5000, Tunisia, Tel 0021673500274, Fax 0021673500278.

behavior, on the drain-to-source, V_d and gate-to-source, V_g , bias voltages. So the terminal voltages V_d and V_g are the neural network input parameters and the drain current I_d is the NN output. One hidden sigmoid layer is introduced (Fig. 1). So the DC current I_d can be easily provided once an MLP network is trained from the DC measurements.




Fig. 1: The neural MOS transistor model and symbol

Small-signal model: The general problem of modeling a MOS transistor in small-signal function can be stated as follows [33]. The nonlinear small-signal drain current I_d^{SS} depends on both the drain-to-source and gate-to-source bias point (V_{d0} , V_{g0}) and the drain-to-source and gate-to-source dynamic voltages over the bias point (v_d, v_g). The instantaneous voltages would be the sum of both voltages, that is, $V_d = V_{d0} + v_d$ and $V_g = V_{g0} + v_g$. With these premises, our modeling problem consists in finding a function $I_d = f(V_{d0}, V_{g0}, v_d, v_g)$ that provides the estimate of the drain current as a function of the bias and the dynamic voltages.

If the input excitation is small enough, we deal with a so-called small-signal function. In this case, I_d^{SS} can be represented in a small interval around the bias point by the following two dimensional truncated Taylor series expansion:

$$I_d^{SS} = I_{d0} + G_m v_g + G_d v_d + G_m^2 V_g^2 + G_{md} v_d v_g + G_d^2 v_d^2 + G_m^3 v_g^3 + G_{m2d} v_d v_g^2 + G_{md2} v_d^2 v_g + G_{d3} v_d^3 \quad (1)$$

where I_{d0} is the DC current and (G_m, \dots, G_{d3}) are coefficients related to the n th-order derivatives of the $I(V)$ characteristic with respect to the instantaneous voltages evaluated at the bias point. Therefore, our small-signal modeling problem consists of fitting a function (model) $g : R^2 \rightarrow R^{10}$, which approximates the nonlinear mapping from the input space of bias voltages $V = (V_{d0}, V_{g0})$ to the output space of coefficients of Taylor expansion $g(V) = (I_{d0}, G_m, G_d, G_{m2}, G_{md}, G_{d2}, G_{m3}, G_{m2d}, G_{md2}, G_{d3})$. Once this model is available, the drain current will be reconstructed by using the truncated Taylor series expansion (6).

So, to be able to model the I_d^{SS} behavior our model must accurately fit not only the nonlinear function but

also its n th derivatives. The DC current I_{d0} can be easily obtained from the NN once trained. The Taylor series coefficients should be extracted from DC I_d model by differentiating the NN expression as it is n times derivable. For instance, G_m is given by:

$$G_m = \frac{\partial I_d}{\partial V_g} \quad (2)$$

Consequently, the parameters (G_m, \dots, G_{d3}) as well as the DC current I_{d0} are the output targets of our unified model. On the other hand, the input patterns are the drain-to-source and gate-to-source, bias voltages.

Once the neural network is trained, it provides, for each input bias point, a set of ten parameters which could be used to reconstruct a small-signal MOSFET model by using the truncated Taylor series expansion. Its block schematic is shown in Fig. 2, the NN to predict the drain current forms the heart of this model.




Fig. 2: The block schematic of MOS small-signal model

The modeling process: DC characteristics of transistors can be obtained either from simulations or measurements. The MLP can be trained using such data to produce fast and accurate DC neuromodels. For this work, the training samples are collected by TSPICE simulations using BSIM3 according to 0.35 μ m-5V AMS technology. The n transistor length and width are 1 μ m and 2 μ m respectively. The device is fully characterized from gathered data with V_g and V_d ranging from 0 to 5V each. DC simulations were taken for the drain current I_d . A training set of 1300 points was used.

The magnitude order of the output parameter I_d is very different, so output scaling is necessary to improve the NN training process. Applying logarithm scale to outputs with large variations balances large and small magnitudes of the output in different regions of the model. Lets $\bar{I}_d = \ln(I_d)$ be the scaled drain current that will be the output target of the NN. The inverse transformation is exponential.

Series of neural networks with different numbers of hidden neurons are trained using Levenberg Marquardt algorithm [34]. The MLP with 15 hidden neurons was found to provide the best trade-off between the desired accuracy and the model complexity. A training Mean Squared Error (MSE) of $2.3e^{-4}$ was obtained after 1000 iterations.

The same modeling process is valid to approximate the n and p transistors as having analogous behaviors. A NN with 11 hidden neurons is obtained for a $1\mu\text{m}$ length and $8\mu\text{m}$ width p channel transistor.

Model validation: In order to evaluate their generalization capabilities, during the test phase, the neuromodels are used to predict the drain current for gate-source voltage values that are not included in the training set. An example of such result is shown in Fig. 3 where the n model responses are compared with original data. A good agreement of the approximated (neural) and the original (SPICE) characteristics may be noticed.




Fig. 3: A comparison of predicted (NN) and original (SPICE) $I_d(V_d)$ characteristics of the n MOS transistor

Fig. 4 shows the Gm parameter curve as an instance of the behavior of the neural model in a small-signal situation.




Fig. 4: G_m Parameter provided by the proposed neural model

Implementation into SPICE: As mentioned previously, the main element contributing to the non-linear behavior of the MOS device is the drain current I_d , that is function of the two bias voltages V_d and V_g . So, in SPICE implementation, the MOS may be considered as a voltage-controlled current source. The voltage-controlled current source is a two-terminal DC current supply function of one or more controlling voltages. Its general syntax is given as follows [35]:

`gname node1 node2 [cur='expression']`

This statement creates a current source according to the expression given between quotes. In our case this expression is determined by the NN function. Indeed, the results of the training process are weights and thresholds associated with the neurons. Besides, a NN is in essence a mathematical equation that evaluates the output variable given input ones. In our case, the NN evaluates the scaled drain current \bar{I}_d in function of the terminal voltages V_d and V_g . Equation 3 corresponds to the expression of the output of the neural model of the MOS type n.

$$\bar{I}_d = \left(\sum_{k=1}^{15} v_k \left(\text{tansig} \left(\sum_{i=1}^2 w_{ki} V_i + q_k \right) \right) + h \right) \quad (3)$$

where $V_i = \{V_d, V_g\}$, 15 is the number of the hidden neurons and *tansig* is their activation function. w_{ki} and q_k are the neurons weights and thresholds respectively. We used the logarithm scaling to reduce the dynamic of the drain current, so, for the descaling, we apply the exponential function. Therefore, the final expression of the drain current is given by the equation 4.

$$I_d = \exp \left(\sum_{k=1}^{15} v_k \left(\text{tan sig} \left(\sum_{i=1}^2 w_{ki} V_i + q_k \right) \right) + h \right) \quad (4)$$

The gate current of the MOS transistor is always neglected and could be modeled by a null current source. So, in SPICE simulations, the implemented MOS model is a subcircuit constituted of a null current source I_g and a voltage-controlled current source g which expression is given by the neural function. The equivalent circuit of the MOS is depicted on Fig. 5.




Fig. 5: The new SPICE MOS model

Implementation approach takes advantage of the subcircuit definition option in SPICE. The general form is:

```
.SUBCKT SubName Node1 Node2 Node3 ...
circuit element lines
.ENDS
```

A subcircuit definition begins with the .SUBCKT line. SubName is the subcircuit's name. Node1, Node2, etc. are the external nodes. Only these nodes connect outside the subcircuit. The circuit element lines which immediately follow the .SUBCKT line define the subcircuit. The last line in a subcircuit definition is the .ENDS line.

After the implementation of the MOS model into SPICE, it can be used in simulation. This involves two procedures: initializing the model definition within a T-SPICE input file by means of the .subckt statement and instantiating the device by means of the instance (x) statement.

The expression of the .subckt of the MOS neural model is given by:

```
.subckt nmos Nd Ng Ns
Ig Ng Ns 0
gd Nd Ns
```

$$cur = \exp \left(\sum_{k=1}^{15} v_k \left(\tan \operatorname{sig} \left(\sum_{i=1}^2 w_{ki} V_i + q_k \right) \right) \right) + h$$

.ends

where N_d is the drain-node, N_s is the source-node and N_g is the gate-node of the device. nmos is the device name.

The device is instantiated by:

```
Xn Nd Ng Ns nmos
```

RESULTS AND DISCUSSION

In order to demonstrate the merit of our proposal, we simulate with the implemented transistor models some frequently used circuits in DC function, and in

small-signal analyses. A comparison with the corresponding SPICE responses will be given.

Neural CMOS inverter simulation: A CMOS inverter is realized by the series connection of a p and n devices [36] as shown in Fig. 6. The nMOS and the pMOS transistors have their gates connected together as the input and their drains connected together as the output.




Fig. 6: (a) CMOS inverter, (b) Neural CMOS inverter

The static behavior of the CMOS inverter is simulated using the n and p implemented neural transistor models. Fig. 7 depicts the neural CMOS transfer characteristic. The comparison between the result predicted by the neural CMOS and the SPICE curve (solid lines) can easily be made through the same graphic. Herein, a good agreement may be noticed in the whole domain of interest.




Fig. 7: Comparison of the Neural CMOS transfer characteristic to the SPICE one

MOS Cascode Current Mirror simulation: One of the fundamental analog blocs is the cascode current mirror shown on Fig. 8. Its main function is to duplicate the input current I_n . R_1 and V_c are not part of the current mirror circuit; they are the load of the circuit. V_d will be swept from 0 to 5V in order to vary the output voltage from 0 to 5V. I_{in} will be swept from $0\mu A$ to $100\mu A$.




Fig. 8: MOS Cascode current Mirror

SPICE simulation of the cascode current mirror based on the implemented neural models leads to the characteristics depicted in Fig. 9 superposed to the corresponding original curves. The figure shows $I_{out}(V_{out})$ characteristics for different I_{in} values. Good agreement between the original and the neural curves is noticed.




Fig. 9: Simulated performance of the cascode current mirror

Validation on small-signal function: In order to illustrate the small-signal model, an NMOS inverter is used to predict its small-signal current and output voltage and to be compared to the SPICE response. An inverter is constituted of an nMOS transistor in serial with a resistor placed on its drain (Fig. 10). We apply as input a sinusoidal signal of 0.1V amplitude with a DC offset of 1.5V at frequency of 100 KHz.




Fig. 10: Neural NMOS inverter

Fig. 11 shows a plot comparing SPICE responses (dashed lines) and the neuromodel results (solid lines) from our approach for the small-signal current and the output of the NMOS inverter.




Fig. 11: Response of the neural-based model in small-signal simulation

CONCLUSION

Using the artificial neural networks, we developed a simple, accurate, and fast model for the MOS transistor. The drain current I_d is the main parameter contributing to the non-linear behavior of the device. Being function of the drain-to-source, V_d and gate-to-source, V_g , bias voltages the I_d current was approximated as a voltage-controlled current source and implemented into SPICE simulator. Using the Taylor series expansion, a small-signal model for the MOS device was derived. The extracted small-signal parameters of a device can be used to perform a manual approximated study for any electrical structure.

Comparing simulation results to the SPICE ones, good accuracy and validity were obtained by the proposed approach. The fact, that the outlined approach is versatile and technology independent, makes it a suitable tool for rapid modeling of new devices, and potentially utilized for large-scale circuit simulation. The obtained models may be integrated to SPICE without any additional optimization constraint or compatibility problems. A more generic model for the MOS device is prospected including geometric parameters mainly the transistor length and width dimensions.

REFERENCES

1. Geiger, R.L., P.E. Allen, N.R. Strader, 1990. VLSI Design Techniques for Analog and Digital Circuits, McGraw-Hill International Editions, pp: 143-185, 544-548
2. Jacob Baker, R., 2005. CMOS circuit design, layout, and simulation. IEEE press Wiley Interscience, pp: 131-161.
3. Weidong, L., J. Xiaodong, J. Min-Chie, et al. 1999, BSIM3v3.2.2 MOSFET Model Users Manual, Departement of Electrical Engineering and Computer Sciences University of California, Berkeley.
4. Statz, H., P. Newman, W.S. Irl, A.R. Pucel, and A.H. Haus, 1987. GaAs FET Device and Circuit Simulation in SPICE. IEEE Trans. Elec. Dev., 34: 160-169.
5. Burrascano, P., M. Mongiardo, 1999. A review of artificial neural networks applications in microwave CAD. Int. J. RF Microwave CAE: Special Issue Application ANN to RF and Microwave Design., 9: 158-174.
6. Creech, G. L., B.J. Paul, C.D. Lesniak, T.J. Jenkins, and M.C. Calcetra, 1997. Artificial neural networks for fast and accurate EM-CAD of Microwave circuits. IEEE Trans. Microwave Theory Tech., 45: 2333-2343.
7. Ababneh, J. I., O. Qasaimeh, 2006. Simple model for quantum-det semiconductor optical amplifiers using artificial neural networks., IEEE trans. Elec. Dev., 53 (7): 1543-1550.
8. Delgado, H.J., M.H. Thursby, F.M. Ham, 2005. A novel neural network for the synthesis of antennas and microwave devices. IEEE Trans Neural Networks., 16: 1590-1600.
9. Hornik, K., M. Stinchcombe, and H. White, 1989. Multilayer Feedforward Networks are Universal Approximators. Neural Networks., 2: 359-366.
10. Hornik, K., M. Stinchcombe, H. White, 1990. Universal Approximation of an Unknown Mapping and its Derivatives Using Multilayer Feedforward Networks. Neural Networks. 3: 551-560.
11. Hornik, K., M. Stinchcombe, H. White, P. Auer, 1994. Degree of Approximation Results for Feedforward Networks Approximating Unknown Mappings and their Derivatives. Neural Computation., 6: 1262-1275.
12. Rumelhart, D.E., E. Hinton, and j. Williams, 1986. Learning internal representation by error propagation. in parallel distributed Proc., Cambridge, MA, MIT press., 1: 318-362.
13. Funahashi, K.I., 1992. On the approximation realization of continuous mappings by neural networks. Neural networks, 3: 183-192.
14. Cardaliaguet, P., and G. Euvard, 1992. Approximation of function and its derivative with neural networks. Neural Networks., 5 (2): 207-220.
15. Zhang, Q.J., K.C. Gupta, 2000. Neural Networks for RF and Microwave Design. Artech House Norwood, MA.
16. Wang, F., Q.J. Zhang, 1997. Knowledge-Based Neural Models for Microwave Design. IEEE Trans. Microwave Theory Tech., 45 : 2333-2343.
17. Zaabab, A.H., Q.J. Zhang, M.S. Nakhla, 1997. Device and Circuit Level Modelling using Neural Networks with Faster Training Based on Network Sparsity. IEEE Ttrans Microwave Theory Tech., 45: 1696-1704.
18. Litovski, V.B., J.I. Radjenovic, Z.M. Marcarica, S.L. Milenkovic, 1992. MOS Transistor Modelling Using Neural Network. Elect. Lett., 28: 1766-1768.
19. Wang, F., V.K. Devabhaktuni, Q.J. Zhang, 1998. A Hierarchical Neural Network Approach to the Development of a Library of Neural Models for Microwave Design. IEEE Trans. Microwave Theory Tech., 46: 2391-1403.
20. Devabhaktuni, V.K., C. Xi, Q.J. Zhang, 1998. A Neural Network Approach to the Modelling of Heterojunction Bipolar Transistors from S-Parameter Data. Proc. 28th European Microwave Conf., Amsterdam, Netherlands, Oct., 306-311.
21. Marinkovic, Z. D., O. R. Pronic, V.V. Markovic, 2006. Bias-dependent scalable modeling of microwave FETS based on artificial neural networks. Microwave and optical technology lett., 48: 1932-1936.
22. Zaabab, A.H., Zhang, Q.J., M.S. Nakhla, 1995. A Neural Network Modelling Approach to Circuit Optimization and Statistical Design. IEEE Trans Microwave Theory Tech, 42: 1349-1358.
23. Shirakwa, K., M. Shimizu, N. Okubo, Daido, Y., 1997. A Large Signal Characterization of an HEMT Using a Multilayered Network. IEEE Trans. Microwave Theory Tech., 45: 1630-1633.
24. Shirakwa, K., M. Shimizu, N. Okubo, Y. Daido, 1998. Structural Determination of Multilayered Large-Signal Neural-Network HEMT Model. IEEE Trans Microwave Theory Tech, 46:1367-1375.
25. Harkous, Y., J. Rousset, H. Chehade, E. Ngoya, D. Barataud, J.P. Teyssier, 1991. The Use of Artificial Neural Networks in Nonlinear Microwave Devices and Circuits Modelling: an Application to Telecommunication System Design. Int. J. RF and Microwave CAE., 9:198-215.

26. Xu, J., M. Yagoub, R. Ding, , QJ. Zhang, 2002. Neural based dynamic modelling of nonlinear microwave circuits based on recurrent neural networks. *IEEE trans. Microwave Theory Technology.*, 50: 2769-2780.
27. Zaabab, A.H., Q.J. Zhang, M.S. Nakhla, 1994. Analysis and Optimization of Microwave Circuits and Devices using Neural Network Models. *IEEE MTT-S Int. Microwave Symp. Dig, San Diego, CA* : 393-396.
28. Li, X.P., J. J. Gao, G. Boeck, 2006. Microwave nonlinear device modelling by using an artificial neural network. *Semiconductor science and tech.*, 21: 833-840.
29. Amore, D., V. Piuri, 1991. Behavioral simulation of artificial neural networks: A general approach for digital and analog implementation. *IEEE International Symposium Circuits and Syst.*, 3: 1327-1330.
30. Piuri, V., 1991. The use of the electrical simulator SPICE for behavioral simulation of artificial neural networks. *Proc. 24th Annual Simulation Symposium*: 18-29.
31. Gallant, A.R., and H. White, 1992. On learning the derivatives of an unknown mapping with multilayer feedforward networks. *Neural Net.*, 5, (2): 207-220.
32. Horni, K., Approximation Capabilities of Multilayer Feedforward Netwoks. *Neural Net.*, 1991, 4, pp. 251-256.
33. Lazaro, M., I. Santamaria, C. Pantaleon, C. Navarro, A et al. 2000. A modular neural network for global modeling of microwave transistors. *Proc. Int. Joint Conf on Neural Net.*4: 389-394.
34. Levenberg, K., 1944. A Method for the Solution of Certain Nonlinear Problems in Least Squares. *Quarterly Journal of Applied Mathematics II*, 2: 164-168.
35. 'T-SPICE User Guide and Reference version 6', Tanner, Inc., 1999
36. Neil, H.E. Weste, E. Kamran, 1985. Principles of CMOS VLSI design, a system perspective. Addison-Wesley publishing company