Research Article Open Access

Optimization of Clock Tree Synthesis Under Stochastic Process Variation Modeling for Multi-FPGA Systems

Karthik Thirumalai Sampath1 and Jawahar Senthil Kumar Veerabadran1
  • 1 Department of Electronics and Communication Engineering, Faculty of Information and Communication Engineering, College of Engineering-Guindy, Anna University, Chennai-600025, India

Abstract

In this age of scientific computing, the experiment models and evaluation is a commonly employed rendition of the simulation methods. In addition to the optimality, the methods which depict underlying uncertainty in process variation. It is accomplished by adjusting number of samples on delay and wire width. Here addresses the thermal profile, if temperature gradually increases, also reduce worst case clock skew under thermal variation. Under the SSTA analysis the mean delay is 6.2 to 5.2% and standard deviation from 7.5 to 7.6% is reduced. Therefore the overall performance measure in storage and the run time is very low. Extensive simulation studies show that of how does one accurately and efficiently post-process stochastic simulation fields and how does one effectively and succinctly convey the results.

American Journal of Applied Sciences
Volume 10 No. 12, 2013, 1604-1615

DOI: https://doi.org/10.3844/ajassp.2013.1604.1615

Submitted On: 2 April 2013 Published On: 29 October 2013

How to Cite: Sampath, K. T. & Veerabadran, J. S. K. (2013). Optimization of Clock Tree Synthesis Under Stochastic Process Variation Modeling for Multi-FPGA Systems. American Journal of Applied Sciences, 10(12), 1604-1615. https://doi.org/10.3844/ajassp.2013.1604.1615

  • 1,823 Views
  • 2,055 Downloads
  • 0 Citations

Download

Keywords

  • Clock tree DLL
  • Directionless Routing
  • Interconnect Uncertainty
  • Temperature Aware